Layout-Aware Transition-Delay Fault Pattern Generation with Evenly Distributed Switching Activity
نویسندگان
چکیده
As chip integration continues to increase and technology scaling is forcing the operating voltage to decrease, modern designs have become more susceptible to supply voltage noise. However, even with a well designed power distribution network, modern at-speed test pattern generation techniques do not consider the maximum current throughput the network will be able to provide. As a result, conventional transition delay fault pattern generation tends to create a number of patterns that cause higher-than-average functional switching, which may cause timing and/or functional failures during test. In this paper, we propose a flow that incorporates the layout information and the locality of the switching activity during pattern generation to provide insight into the amount of tolerable switching. This will prevent both IR-drop related hot-spots and under-utilization of the chip since the switching activity can be evenly spread across the design. The results presented in this paper show significant improvement over our previous flow without negatively impacting fault coverage and pattern count.
منابع مشابه
Experimental Study of Scan Based Transition Fault Testing Techniques
The presence of delay-inducing defects is causing increasing concern in the semiconductor industry today. To test for such delay-inducing defects, scan-based transition fault testing techniques are being implemented. There exist organized techniques to generate test patterns for the transition fault model and the two popular methods being used are Broad-side delay test (Launch-from-capture) and...
متن کاملA Two-Stage SAT-based ATPG Approach with Reduced Switching Activity
Due to the rising performance and decreasing feature sizes of today’s designs, the likelihood of delay defects increases. Therefore, transition fault testing is widely used to ensure that the delivered chips are free of fabrication defects. Due to the use of scan testing, the switching activity in the Circuit Under Test (CUT) is typically several times higher than during normal functional opera...
متن کاملLow-Power Transition-Delay Fault Pattern Generation
As modern technologies continue to scale the supply voltage to reduce power consumption, the noise tolerance of these designs also decrease. Testing these designs with conventional transition delay fault patterns can easily strain the power distribution network of the chip beyond the intended design specification due to higher-than-average functional switching activity and the lower noise toler...
متن کاملDiagnostic Test Generation for Transition Delay Faults Using Stuck-At Fault Detection Tools
By adding a few logic gates and one or two modeling flip-flops to the circuit under test (CUT), we create a detection or diagnostic automatic test pattern generation (ATPG) model of transition delay faults usable by a conventional single stuck-at fault test pattern generator. Given a transition delay fault pair, the diagnostic ATPG model can either find an exclusive test or prove the equivalenc...
متن کاملLow Power Transition Delay Fault Pattern Generation
This paper describes a low-power test generation procedure, which targets the switching activity during the fast functional clock cycles of broadside tests. The procedure is based on merging of test cubes that it extracts from functional broadside tests. The use of test cube merging supports test compaction and it can be used for accommodating the constraints of test data compression. The use o...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
- J. Low Power Electronics
دوره 4 شماره
صفحات -
تاریخ انتشار 2008